Skip to content
OpenRTL-LabPublic

About

MIT-licensed image-codec hardware catalogue: standalone Chisel/SystemVerilog designs for ASIC/FPGA integration. | MIT 开源图像编解码硬件目录,汇集可独立集成的 Chisel 源码与 SystemVerilog 项目。

Topics

Resources

Stars

0 stars

Watchers

0 watching

Forks

Latest commit

 

History

1 Commit

Folders and files

Repository files navigation

OpenImage

OpenImage indexes OpenRTL's standalone, MIT-licensed image-codec hardware for engineers building image acquisition, storage and transmission pipelines. Listed projects provide Chisel sources and generated SystemVerilog for ASIC or FPGA integration. This catalogue provides project links, not codec RTL or a complete imaging system.

简体中文

  • PNG encoding and decoding (1.2.1): Converts raw image rows to complete PNG files and back, preserving the selected sample format. Supports static, non-interlaced PNG and all 15 legal colour/bit-depth combinations. Host control, DMA and system buffering are external. png-codec

Each project documents its own interfaces, reproduction steps, verification limits, performance and synthesis conditions. This catalogue's original content uses the MIT License; linked projects and their dependencies retain their own license terms.

For optional codec customization or ASIC/FPGA integration, visit the OpenRTL website. Commercial use under MIT does not require purchasing services.

About

MIT-licensed image-codec hardware catalogue: standalone Chisel/SystemVerilog designs for ASIC/FPGA integration. | MIT 开源图像编解码硬件目录,汇集可独立集成的 Chisel 源码与 SystemVerilog 项目。

Topics

Resources

Stars

0 stars

Watchers

0 watching

Forks

Releases

Packages

Contributors

Languages